




distinction of being truly die-sized, not “chip scale.” For WLPs, underfill is typically not applied. Since there exists






Figure 10. Polymer film/UBM delamination [15]

For wafer level packages, PCB is considered as ‘part’ of the package since one cannot decouple the PCB from the WLP. PCB design plays an important role to assess the reliability of WLPs. With the conventional JEDEC board test set up and design, PCB trace cracks were often observed. 4(B i.0613 pac)6.8(k)-21998 re 124 27052w.e asses PC952w.eesWeo si5th

between the silicon chip and PCB [19]. In Fig. 14, the per-cycle inelastic energy density is plotted against the location of solder balls in a diagonal direction for a  $16 \times 16$  array fan-out WLP package, in which  $6 \times 6$  array solder balls are under die area. Fig. 14 shows that outermost ball right beneath silicon die has the maximum inelastic energy density among all balls. This is because the maximum local CTE mismatch is between silicon chip and the PCB. Thus the thermal stresses of solder balls beneath the chip are expected to be higher than the stresses on the outermost solder balls. The results show that fan-out WLP packages can extend the array size greatly while meeting thermo-mechanical reliability requirement.



three stacking schemes in 3D integration: chip-to-chip, chip-to-wafer, and wafer-to-wafer. Wafer-to-wafer technology can be applied for homogeneous integration of high yielding devices. Wafer-to-wafer bonding maximizes the throughput, simplifies the process flow, and minimizes cost. The drawback for this wafer-to-wafer method is the number of known-good-die (KGD) combinations in the stacked wafers will not be maximized when the device wafer yields are not high enough or not stable. In this case, chip-to-chip or chip-to-wafer will be adopted to ensure vertical integration with only good dies. Considering mass production in future, the chip-to-wafer and wafer-to-wafer technologies have gradually become the mainstream for 3D integration.




Figure 16. Image sensor WLP with TSV

Wafer-level bonding/bonding/stacking technologies can be further differentiated by the method used to create TSVs: either via-first or via-last. The common definition for via-first and via-last is based on TSVs formed before and after BEOL process. TSV fabrication after the wafers are bonded, using a “drill and fill” sequence, is definitely via-last approach. Whereas via-first and pre-bonding via-last approaches, building TSVs on each wafer prior to the bonding process are generally more efficient and cost-effective. The leading wafer-level bonding techniques used in 3D integration include adhesive bonding (polymer bonding), metal diffusion bonding, eutectic bonding, and silicon direct bonding [26]. The future development will rely on the full integration of fan-out technology, WLP, and vertical 3D interconnect technology together.

## 5. Conclusions

Conventional fan-in WLPs are a unique form of packages and have the distinction of being truly die-sized, not “chip-scale”. With fan-out WLP technologies emerging, expensive substrate process can be eliminated. For fan-in WLP, the RDL build-up stacks or copper post/epoxy stacks serve as stress buffer to reduce solder ball stresses significantly. However, the failure mode may shift to the failures in stack-up layers. For fan-out WLP, the die-size is no longer a limiting factor for WLP reliability. Instead, several challenges in wafer reconstitution process arise. Moisture sensitivity becomes a concern in fan-out WLP development. The integration of fan-out (wafer reconstitution), WLP, and TSV will truly realize system integration in future.

## References

1. Fan, X.J. and Liu, Y., Design, Reliability and Electromigration in Chip Scale Wafer Level

Packaging, ECTC Professional Development Short Course Notes, 2009.

2. Fan, X.J., Varia, B., and Han, Q. Design and optimization of thermo-mechanical reliability in wafer level packaging, *Microelectronics Reliability*, 2010, doi:10.1016/j.microrel.2009.11.010.
3. Vardaman, E.J., 2008 Flip chip and WLP trends and market forecasts, 2008, TechSearch.
4. Fan, X.J. and Han, Q., Design and reliability in wafer level packaging, Proc of IEEE 10th Electronics Packaging Technology Conference (EPTC), 834-841, 2008.
5. Rahim, M.S.K., Zhou, T., Fan, X.J., Rupp, G., Board level temperature cycling study of large array wafer level packages, Proc of Electronic Components and Technology Conference (59th ECTC), 898-902, 2009.
6. Varia, B. and Fan, X.J., and Han, Q. Effects of design, structure and material on thermal-mechanical reliability of large array wafer level packages, 2009, ICEPT-HDP.
7. Ranouta, A.S., Fan, X.J., Han, Q. Shock performance study of solder joints in wafer level packages, ICEPT-HDP, 2009.
8. Reche, J.H.J. and Kim, D.H., Wafer level packaging having bump-on-polymer structure, *Microelectronics Reliability*, 43, 879-894, 2003.
9. Kim D-H, Elenius P, Johnson M, Barrett S. Solder joint reliability of a polymer reinforced wafer level package, *Microelectronics Reliability*, 42,1837, 2002.
10. Bumping Design Guide, [online], Available: <http://www.flipchip.com/>
- 11.

17. Meyer, T., Ofner, G., Bradl, S., Brunnbauer, M., Hagen, R., Embedded wafer level ball grid array (eWLB), 2008. EPTC, p.994
18. Keser, B., Amrine, C., Duong, T., Hayes, S., Leal, G., Lytle, M., Mitchell, D., and Wenzel, R., Advanced packaging: the redistributed chip package, IEEE Transactions on Advanced Packaging, v.31, No.1, 2008.
19. Fan, X.J., Zhou, J., Zhang, G.Q., Multi-physics modeling in virtual prototyping of electronic packages - combined thermal, thermo-mechanical and vapor pressure modeling, Journal of Microelectronics Reliability, 44, 1967-1976, 2004.
20. Xie, B., Fan, X.J., Shi, X.Q., Ding, H. Direct concentration approach of moisture diffusion and whole field vapor pressure modeling for reflow process: part I – theory and numerical implementation, ASME Journal of Electronic Packaging, 131(3), 031010, doi:10.1115/1.3144147, 2009.
21. Xie, B., Fan, X.J., Shi, X.Q., Ding, H. Direct concentration approach of moisture diffusion and whole field vapor pressure modeling for reflow process: part II – application to 3-D ultra-thin stacked-die chip scale packages, 131(3), 031011, doi:10.1115/1.3144154, 2009.
22. Fan, X.J., Lee, S.W.R., Han, Q. Experimental investigations and model study of moisture behaviors in polymeric materials, Microelectronics Reliability, 49, 861–871, 2009.
23. Fan, X.J., Zhang, G.Q., van Driel, W.D., Ernst, L.J. Interfacial delamination mechanisms during reflow with moisture preconditioning, IEEE Transactions on Components and Packaging Technologies, 31(2), 252-259, 2008.
24. Fan, X.J. Moisture Related Reliability in Electronic Packaging, Electronic Component Technology Conference (ECTC) Short Course Notes, 2008.
25. Fan, X.J., Zhou, J., Zhang, G.Q., Ernst, L.J. A micromechanics based vapor pressure model in electronic packages, ASME Journal of Electronic Packaging, 127 (3), 262-267, 2005.
26. Ko, C.T., Chen, K.N. Wafer-level bonding/stacking technology for 3D integration, Microelectron Reliab, doi:10.1016/j.microrel.2009.09.015, 2005.